

**MM23SC4442  
256Byte EEPROM with  
write protect function  
and PSC**

3<sup>rd</sup> Nov 2015

*This document is property of My-MS and My-MS has the right to make any changes to the contents of this document without prior notice. This document can not be reproduce, distributed or altered without prior consent from My-MS.*

---

## **256 BYTE EEPROM With Write Protect Function and Programmable Security Code (PSC)**

### **Features**


- Standard CMOS process
- 256 x 8 bits EEPROM organization
- Byte-wise addressing
- Irreversible byte-wise write protection of lowest 32 addresses (Byte 0..31)
- 3-byte Programmable Security Code (PSC) for memory write/ erase protection
- 2.7-5.5V power supply for read and write/erase
- Low power operation: 3mA typical active current
- 2.5ms programming time
- 2-wire serial interface
- End of processing indication
- ISO standard 7816 compatible
- High reliability:
  - 1,000,000 erase/ write cycles guaranteed
  - 10 years data retention
- Wide operating temperature range, -30°C to +75°C

The first 32 bytes (Address: 0 to 31) in memory are irreversibly protected by the corresponding 32 protect bits in the 32 x 1 bit protection memory. The 32 protect bits are one-time programmable and cannot be erased once they are set to logical zero.


MM23SC4442 also provides a 3-bit Error Counter (EC) and three bytes Programmable Security Code (PSC) to prevent unauthorized erase/ write operation to the memory. All the memory, except the PSC can be read after the chip is powered on. But, the memory can be written or erased only after the PSC is entered and verified correctly. After three successive unsuccessful verifications of PSC, the Error Counter locks the chip from further attempt, and the memory can never be erased or written.

### **Description**

MM23SC4442 contains 256 x 8 bits of EEPROM main memory and a 32 x 1 bit protection PROM memory. The main memory can be randomly accessed byte by byte. During memory erase, all 8 bits of a byte are set to logical one. During memory write, individual bit(s) are set to logical zeros depend on the data value to be written. Normally, a data change may consist of an erase and then a write operation. The write or erase operation takes at least 2.5ms to complete.



*Figure 1: Pin Configuration for M2*




*Figure 1a: Pin Configuration for M3*

## Definitions and Functions

Card Contact (M2)	Card Contact (M3)	Symbol	Description
C1	C1	VCC	Supply Voltage
C2	C2	RST	Reset
C3	C3	CLK	Clock Input
C4	*	NC	No Connect
C5	C4	GND	Ground
C6	C5	NC	No Connect
C7	C6	I/O	Bidirectional Data I/O (Open drain)
C8	*	NC	No Connect

Note: An external pull up resistor is needed and shall be connected between the VCC and the I/O pin.

## Memory Overview



*Figure 2: Memory Overview*

## Functional Description


The MM23SC4442 works on a 2-wire serial transmission protocol. Data is input or output from the chip through the I/O pin at the falling edge of CLK. There are four modes of operations:

- Reset and Answer-to-Reset
- Command Mode
- Outgoing Data Mode
- Processing Mode

### Reset and Answer-to-Reset

The Answer-to-Reset operation conforms to ISO 7816-3 ATR standard. The reset action can be invoked at any time during operation to terminate any active command operation. With RST High, the internal address counter is set to zero by the CLK pulse. The LSB of the first byte data in the memory will be output from I/O when RST goes from High to Low. By continuing to send pluses to CLK, the contents of the first four bytes will be output from I/O pin. After the ATR process completes, the I/O pin will be set to high impedance.

## Block Diagram



## Functional Description

The MM23SC4442 contains 256 bytes of EEPROM main memory (see block diagram) and a 32 bit s protection memory. The main memory is a byte-wise erased and written. When the memory is erased, 8 bits of the data byte are all set to logic 1. When the memory is written, a data byte will be programmed bit by bit, and is set to logic 0 according to the logic between the old and new data. Generally, updating data includes an erase and write procedure. When updated, new input data and the contents of the old data are compared. If none of the 8 bits requires a logic 0 to 1 change, the erase operation will be skipped. On the contrary, the write operation will be skipped if no logic 1 to 0 change is necessary. The write and erase operation takes at least 2.5 ms each. The Status Register accessible by the user consists of 8-bits data for write protection control and write status. It becomes Read-Only under any of the following conditions: Hardware Write Protection is enabled or WEN is set to 0. If neither is true, it can be modified by a valid instruction.

The first 32 bytes can be protected individually by writing the corresponding bit in the protection memory. Each data byte in the address range and its assigned bit in the protection memory have the same address. Once the protection bit is written it cannot be erased.

The security memory of MM23SC4442 contains an error counter (bit 0-bit 2) and 3 bytes reference data. The three bytes reference data are as a whole called programmable security code (PSC). After power on, except for the PSC, the whole memory can always be read. The error counter can always be written. After three successive unsuccessful PSC verifications, the error counter will block the chip, and write and erase operation to the memory will be forbidden.

## Transmission Protocol

### Transmission Mode


The transmission protocol is a two-wire link protocol between the interface device IFD and IC. The protocol type is "S=10". All data changes on I/O are triggered by the falling edge on CLK.

The transmission protocol is composed of the 4 modes:

- Reset and answer-to-reset
- Command mode
- Data output mode
- Processing mode

### Reset and Answer-To-Reset

According to IS07816-3, Answer-To-Reset takes place during the start of operation. The reset can be implemented at any time. During reset, the address counter is set to zero. When RST is set from high level to low level, the lowest bit of the first byte is read on the I/O. Under continuous 31 clock pulses, the contents of the first 4 byte EEPROM addresses can be read out. The 33rd clock pulse sets the I/O to high impedance. During Answer-To-Reset, any start and stop condition is ignored.




*Figure 3: Reset and Answer-To-Reset*

## Command Mode

After successful Answer-To-Reset operation, MM23SC4442 waits for a command entry. Each command begins with a start condition, includes three bytes command entry and ends with a stop condition.

- Start condition: during CLK in high level, a falling edge on I/O
- Stop condition: during CLK in high level, a rising edge on I/O




**Figure 4: Command Mode**

- After receiving a command, there are two possible modes:
- Data output mode for reading
- Processing mode for writing and erasing

## Data Output Mode


When reading, the chip sends the data to IFD. The figure below shows the timing diagram during the data output mode. After the first falling edge of CLK, the first bit on the I/O will be output. After the last data bit is output, an additional CLK pulse is needed to set the I/O to a high impedance level and the chip will then wait for a new command from the IFD. During this mode, any start or stop condition is ignored.



**Figure 5: Data Output Mode**

## Processing Mode

In this mode, the processing is done internally within the chip. The following Figure shows the timing diagram during the processing mode. The IFD sends continuous clock to the chip until the I/O is set to from low to high level indicating that the process is complete.. During this mode any start or stop condition is ignored.



**Figure 6: Processing Mode**

## Commands

### Command Format


MM23SC4442 provides seven commands that are listed in Table1. Every command consists of three bytes.

**Table 1:** Command transmission begins with the control byte LSB.

MSB	Control							LSB	MSB	Address							LSB	MSB	Data							LSB
B7	B6	B5	B4	B3	B2	B1	B0	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0			



Control of Byte 1	Address of Byte2	Data of Byte3	Operation	Mode
B7 B6 B5 B4 B3 B2 B1 B0	A7~A0	D7~D0		
0 0 1 1 0 0 0 0	Address		Read Main Memory	Data Output
0 0 1 1 1 0 0 0	Address	Input Data	Update Main Memory	Processing
0 0 1 1 0 1 0 0			Read Protection Memory	Output Data
0 0 1 1 1 1 0 0	Address	Input data	Write Protection Memory	Processing
0 0 1 1 0 0 0 1			Read Main Memory	Data Output
0 0 1 1 1 0 0 1	Address	Input Data	Update Main Memory	Processing
0 0 1 1 0 0 1 1	Address	Input Data	Compare Data	Processing



**Figure 7: Command Mode**


## Command Description

### Read Main Memory

This command reads out the memory contents from the given address (N) to the last address of the memory (with LSB first). After the command entry, the IFD has to provide sufficient clock pulses. The number of clock pulse =  $(256 - N) \times 8 + 1$ . The main memory can always be read.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7...D0)	-	-
:	:	-	-
32	Data Byte 32 (D7...D0)	-	-
31	Data Byte 31 (D7...D0)	Protection Bit 31 (D31)	-
:	:	:	-
1	Data Byte 1 (D7...D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7...D0)
0	Data Byte 0 (D7...D0)	Protection Bit 0 (D0)	Error Counter

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	0	0	0	0	Address	No Effect
Hexadecimal	30 <sub>H</sub>								00 <sub>H</sub> ...FF <sub>H</sub>	No Effect




**Figure 8: Read Main Memory**

### Read Protection Memory

This command reads out 32 bits to I/O on continuous 32 clock pulses. With an additional clock pulse, the I/O will be set to high impedance level. The protection memory can always be read.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7...D0)	-	-
:	:	-	-
32	Data Byte 32 (D7...D0)	-	-
31	Data Byte 31 (D7...D0)	Protection Bit 31 (D31)	-
:	:	:	-
1	Data Byte 1 (D7...D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7...D0)
0	Data Byte 0 (D7...D0)	Protection Bit 0 (D0)	Error Counter

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	0	1	0	0	No Effect	No Effect
Hexadecimal	34 <sub>H</sub>								No Effect	No Effect




**Figure 9: Read Protection Memory**

### Read Security Memory

The three bytes of reference data can only be read after successful PSC verification; otherwise, the output of the PSC will be suppressed and the I/O will be set to the low level. The error counter can always be read. This operation requires 32 clock pulses to read out the four bytes of the security memory. An additional clock pulse will set the I/O to high impedance level.

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7...D0)	-	-
:	:	-	-
32	Data Byte 32 (D7...D0)	-	-
31	Data Byte 31 (D7...D0)	Protection Bit 31 (D31)	-
:	:	:	-
1	Data Byte 1 (D7...D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7...D0)
0	Data Byte 0 (D7...D0)	Protection Bit 0 (D0)	Error Counter (0,0,0,0,0,D2,D1,D0)

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	0	0	0	1	No Effect	No Effect
Hexadecimal	31 <sub>H</sub>								No Effect	No Effect




**Figure 10: Read Security Memory**

### Update Main Memory

This command programs the addressed EEPROM memory with the given data byte. Depending on the old and the new data, one of the following operations will take place during processing mode.


- Erase and write (5ms) corresponding to  $m=255$  clock pulses
- Write only (2.5ms) corresponding to  $m=124$  clock pulses
- Erase only (2.5ms) corresponding to  $m=124$  clock pulses (frequency of clock=50kHz)




**Figure 11: Update Main Memory**

Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7...D0)	-	-
:	:	-	-
32	Data Byte 32 (D7...D0)	-	-
31	Data Byte 31 (D7...D0)	Protection Bit 31 (D31)	-
:	:	:	-
1	Data Byte 1 (D7...D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7...D0)
0	Data Byte 0 (D7...D0)	Protection Bit 0 (D0)	Error Counter

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	1	0	0	0	Address	Input Data
Hexadecimal	38H								00H...FFH	Input Data



**Figure 12: Erase or Write Main Memory**



**Figure 13: Erase or Write Main Memory**

## Update Security Memory

After the successful PSC verification, the reference data can be updated. Otherwise, only the error counter can be updated. The processing time and the required clock pulses are the same as that of the update main memory.

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	1	0	0	1	Address	Input Data
Hexadecimal	39 <sub>H</sub>								00 <sub>H</sub> ...03 <sub>H</sub>	Input Data

## Write Protection Memory

The execution of this command includes a comparison of the given data byte and the assigned byte in the main memory. If the data is identical, the protection bit is written hence the data is become write protected and is unchangeable. If the data is different, the protection bit will not be written. The execution time and clock pulses are the same as that of the update main memory.


Address (decimal)	Main Memory	Protection Memory	Security Memory
255	Data Byte 255 (D7...D0)	-	-
:	:	-	-
32	Data Byte 32 (D7...D0)	-	-
31	Data Byte 31 (D7...D0)	Protection Bit 31 (D31)	-
:	:	:	-
1	Data Byte 1 (D7...D0)	Protection Bit 1 (D1)	Reference Data Byte 1 (D7...D0)
0	Data Byte 0 (D7...D0)	Protection Bit 0 (D0)	Error Counter

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	1	1	0	0	Address	Input Data
Hexadecimal	3C <sub>H</sub>								00 <sub>H</sub> ...1F <sub>H</sub>	Input Data

## Compare Verification Data

The compare verification data operation can only be executed after successful write operation of at least 1 bit of data on the error counter address. The command compares the given verification data byte with the corresponding reference data byte.

	Control								Address	Data
	B7	B6	B5	B4	B3	B2	B1	B0	A7...A0	D7...D0
Binary	0	0	1	1	0	0	1	1	Address	Input Data
Hexadecimal	33 <sub>H</sub>								00 <sub>H</sub> ...03 <sub>H</sub>	Input Data



**Figure 14: Compare Verification Data**


### Usage of the Compare Command

The following procedure has to be carried out exactly as described. Any variation results in a failure and any write or erase operation will not be processed. If the procedure is not successfully completed, the error counter can still be written from one to zero but can never be erased.

First of all, an error counter bit has to be written from one to zero by using an update security memory command. Then successful execution of the three-compare verification data command from byte 1 to byte 3 makes erase the error counter possible.

Now write and erase access to all memory areas is possible as long as the operation voltage is applied. If error takes place, whole procedure can be repeated with available erased counter bit. Having been enabled, the reference data can be updated like any other information in the main memory.

<b>Command</b>	<b>Control</b>	<b>Address</b>	<b>Data</b>	<b>Remark</b>
	B7...B0	A7...A0	D7...D0	
Read Security Memory	31 <sub>H</sub>	No Effect	No Effect	Check Error Counter
Update Security Memory	39 <sub>H</sub>	00 <sub>H</sub>	Input Data	Write Free Bit in Error Counter Input Data 0000 0ddd Binary
Compare Verification Data	33 <sub>H</sub>	01 <sub>H</sub>	Input Data	Reference Data Byte 1
Compare Verification Data	33 <sub>H</sub>	02 <sub>H</sub>	Input Data	Reference Data Byte 2
Compare Verification Data	33 <sub>H</sub>	03 <sub>H</sub>	Input Data	Reference Data Byte 3
Update Security Memory	39 <sub>H</sub>	00 <sub>H</sub>	FF <sub>H</sub>	Erase Error Counter
Read Security Memory	31 <sub>H</sub>	No Effect	No Effect	Check Error Counter



**Figure 15: Verification Procedure**

## Reset Mode


Reset and Answer-To-Reset

### Power on Reset

After power on, I/O is in high impedance level. A read operation or an Answer-To-Reset must be carried out before any data can be read or altered.

### Break

If RST is set to high level while CLK is low, any operation will be aborted and I/O will be switched to high impedance level. To trigger a defined valid reset the necessary minimum duration is  $t_{RES}=5\mu s$ . After break, the IC is ready for further operations.



**Figure 16: Break**



## Failures

Behavior of failures:


In case of one of the following failures, the chip sets the I/O to high level after 8 clock pulses at the latest.

Possible failures:


- Unsuccessful comparison
- Wrong number of command clock pulse
- Write /erase attempt to already protected bytes
- Rewrite and erase a protection bit

## Coding of the Chip

For security purpose, every chip is irreversibly coded by a scheme. By this way fraud and misuse will be prevented. As an example, Figure 17 and Figure 18 show ATR and Directory Data of Structure 1. When transported, ATR header, ICM and ICT are programmed. My-MS programs the IC manufacturer identifier (ICM), IC type (ICT)... My-MS can also program other code depending on the agreement with the customer.



**Figure 17: Synchronous Transmission ATR and Directory Data**



**Figure 18: Output Mode**

## Electrical Characteristics

### Absolute Maximum Ratings

Parameter	Symbol	Limits			Unit
		min.	typ.	max	
Supply voltage	V <sub>CC</sub>	-0.3	-	6	V
Input voltage	V <sub>I</sub>	-0.3	-	6	V
Storage temperature	T <sub>STG</sub>	-40	-	125	°C
Power dissipation	T <sub>TOT</sub>	0	-	70	mW
Temperature	T <sub>a</sub>	-30	-	75	°C

### DC Characteristics

Parameter	Symbol	Limits			Unit
		min	typ.	max	
<b>Supply</b>					
Supply voltage	V <sub>CC</sub>	2.7	5	5.5	V
Supply current	I <sub>CC</sub>	-	3	10	mA
<b>Data input</b>					
H input voltage(I/O,CLK,RST,SELECT)	V <sub>H</sub>	V <sub>CC</sub> -1	-	V <sub>CC</sub> +0.3	V
L input voltage(I/O,CLK,RST,SELECT)	V <sub>L</sub>	V <sub>GND</sub> -0.2	-	V <sub>GND</sub> +0.8	V
H input current (I/O,CLK,RST)	I <sub>H</sub>	-	-	50	μA
<b>Data output(I/O)</b>					
L output current	I <sub>L</sub>	1	-	-	mA
H current leakage	I <sub>H</sub>	-	-	50	μA
<b>Capacitance</b>					
Input capacitance	C <sub>I</sub>	-	-	10	pF

### AC Characteristics

Parameter	Symbol	Limits		Unit
		min	max	
Clock frequency	CLK	7	50	kHz
Clock high period	t <sub>H</sub>	9		μs
Clock low period	t <sub>L</sub>	9		μs
Rise time	t <sub>R</sub>		1	μs
Full time	t <sub>F</sub>		1	μs
Start condition hold time	t <sub>d1</sub>	4		μs
Delay time	t <sub>d2</sub>		2.5	μs
Stop condition ,setup time	t <sub>d3</sub>	4		μs
Data hold time	t <sub>d5</sub>	1		μs
Data setup time	t <sub>d7</sub>	1		μs
Start condition, setup time	t <sub>d8</sub>	4		μs
Reset	t <sub>RES</sub>	5		μs
Delay time	T <sub>d9</sub>	2.5		μs
Erase time	t <sub>ER</sub>	2.5*		ms
Write time	T <sub>wr</sub>	2.5*		ms
Interval before new start condition	t <sub>buf</sub>	10		μs

\*f=50kHz

## ORDERING INFORMATION

**Temperature Range: -30°C to +75°C**

Order Part Number	Package
MM23SC 4442 - M2	On a module M2 - 8 pins
MM23SC 4442 - M3	On a module M3 - 6 pins

This document is a property of Malaysia Microelectronic Solutions Sdn. Bhd (My-MS). It may not be reproduced, distributed or altered in any way, without written permission of My-MS.

My-MS reserves the right for any changes in its products at any time to improve the design and quality. My-MS assumes no responsibility for any errors that might appear in this document. My-MS products are not authorized for use as critical components in life support devices or systems.



**MALAYSIA MICROELECTRONIC SOLUTIONS**  
Suite B-03-06, 3rd Floor, Block B,  
No. 9 Jalan 11/16, Off Jalan Damansara,  
Phileo Damansara 1, 46350 Petaling Jaya,  
Selangor Darul Ehsan, Malaysia.

Tel: +603 8800 9851

Fax: +603 8800 9853

URL: <http://www.my-ms.com/>